openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-26 22:52:34 +02:00
Code Issues Releases Wiki Activity

chipset_enable: Mark Intel H97 as test_state DEP

Browse Source 
An user reported on the mailing list [0] a successfull update of an MSI
MS-7850 mainboard with an Intel H97 chipset.
All ME-enable chipsets are marked as DEP instead of OK, so follow this
rule.

[0] https://mail.coreboot.org/hyperkitty/list/flashrom@flashrom.org/message/MYU5ZPLDRYWWNEFWN3RSOVX3VA5HPH42

Change-Id: Iebf83b5b226d961bd5a6b5f53693dbc5f8884898
Signed-off-by: Thomas Heijligen <thomas.heijligen@secunet.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/73581
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Thomas Heijligen 2023-03-08 18:13:57 +01:00 committed by Anastasia Klimchuk
parent 5affc221f3
commit 256b041480
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
chipset_enable.c
View File

@ -2020,7 +2020,7 @@ const struct penable chipset_enables[] = {
{0x8086, 0x8cc2, B_FS, NT, "Intel", "9 Series Engineering Sample", enable_flash_pch9},
{0x8086, 0x8cc3, B_FS, NT, "Intel", "9 Series", enable_flash_pch9},
{0x8086, 0x8cc4, B_FS, DEP, "Intel", "Z97", enable_flash_pch9},
{0x8086, 0x8cc6, B_FS, NT, "Intel", "H97", enable_flash_pch9},
{0x8086, 0x8cc6, B_FS, DEP, "Intel", "H97", enable_flash_pch9},
{0x8086, 0x8d40, B_FS, NT, "Intel", "C610/X99 (Wellsburg)", enable_flash_pch8_wb},
{0x8086, 0x8d41, B_FS, NT, "Intel", "C610/X99 (Wellsburg)", enable_flash_pch8_wb},
{0x8086, 0x8d42, B_FS, NT, "Intel", "C610/X99 (Wellsburg)", enable_flash_pch8_wb},