openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-07-01 22:21:16 +02:00
Code Issues Releases Wiki Activity

Add support for M95M02-A125

Browse Source 
Automotive 2 Mbit (256KiB) serial SPI bus EEPROM
PREW tested successfully with use of ch341a programmer
on Linux host 5.2.0-1-MANJARO x86_64

Signed-off-by: Konstantin Grudnev <grudnevkv@gmail.com>
Change-Id: Ic29cd9051c7eac4822d620c299834134f987f01b
Reviewed-on: https://review.coreboot.org/c/flashrom/+/34496
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Konstantin Grudnev
2019-07-23 00:48:54 +03:00
committed by Nico Huber
parent 4a84ec273a
commit 3d8868c2b4
6 changed files with 111 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

27
flashchips.c
View File

@ -14239,6 +14239,33 @@ const struct flashchip flashchips[] = {
.voltage = {3000, 3600}, /* Also has 12V fast program & erase */
},
{
.vendor = "ST",
.name = "M95M02",
.bustype = BUS_SPI,
.manufacture_id = ST_ID,
.model_id = ST_M95M02,
.total_size = 256,
.page_size = 256,
.feature_bits = FEATURE_WRSR_WREN | FEATURE_NO_ERASE | FEATURE_ERASED_ZERO,
.tested = TEST_OK_PREW,
.probe = probe_spi_st95,
.probe_timing = TIMING_ZERO,
.block_erasers =
{
{
.eraseblocks = { {256 * 1024, 1} },
.block_erase = spi_block_erase_emulation,
}
},
.printlock = spi_prettyprint_status_register_bp1_srwd,
.unlock = spi_disable_blockprotect_bp1_srwd,
.write = spi_chip_write_256,
.read = spi_chip_read,
.voltage = {2500, 5500},
},
{
.vendor = "Sanyo",
.name = "LE25FU106B",