openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-05-02 17:33:39 +02:00
Code Issues Releases Wiki Activity

Update notes for submitted changes

Browse Source 
* chipset_enable.c: Add Gemini Lake eSPI PCI device ID
This commit is contained in:
Gerrit Code Review 2021-05-18 12:54:04 +00:00
parent 1f7043c17d
commit 71b015f853
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
fb/c38c71589910876466fd385a1f64f1c0c40eb7 Normal file
View File

@ -0,0 +1,8 @@
Verified+1: build bot (Jenkins) <no-reply@coreboot.org>
Code-Review+2: Edward O'Callaghan <quasisec@chromium.org>
Code-Review+2: Sam McNally <sammc@google.com>
Submitted-by: Edward O'Callaghan <quasisec@chromium.org>
Submitted-at: Tue, 18 May 2021 12:54:04 +0000
Reviewed-on: https://review.coreboot.org/c/flashrom/+/54354
Project: flashrom
Branch: refs/heads/master