mirror of
				https://review.coreboot.org/flashrom.git
				synced 2025-10-31 05:10:41 +01:00 
			
		
		
		
	Update notes for submitted changes
* chipset_enable.c: Add PCI ID for Comet Lake U Base
This commit is contained in:
		
							
								
								
									
										8
									
								
								80/591575f7abedcf13f05f39af621404bfe96e08
									
									
									
									
									
										Normal file
									
								
							
							
						
						
									
										8
									
								
								80/591575f7abedcf13f05f39af621404bfe96e08
									
									
									
									
									
										Normal file
									
								
							| @@ -0,0 +1,8 @@ | ||||
| Verified+1: build bot (Jenkins) <no-reply@coreboot.org> | ||||
| Code-Review+2: Angel Pons <th3fanbus@gmail.com> | ||||
| Code-Review+2: Edward O'Callaghan <quasisec@chromium.org> | ||||
| Submitted-by: Edward O'Callaghan <quasisec@chromium.org> | ||||
| Submitted-at: Thu, 11 Mar 2021 23:25:04 +0000 | ||||
| Reviewed-on: https://review.coreboot.org/c/flashrom/+/51401 | ||||
| Project: flashrom | ||||
| Branch: refs/heads/master | ||||
		Reference in New Issue
	
	Block a user
	 Gerrit Code Review
					Gerrit Code Review