openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-05-02 17:33:39 +02:00
Code Issues Releases Wiki Activity

Update notes for submitted changes

Browse Source 
* chipset_enable: add PCI ID for APL-I (Broxton)
This commit is contained in:
Gerrit Code Review 2020-07-10 15:12:12 +00:00
parent 02a9976a9c
commit 8c0aa9888f
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
62/027c8e3733f891637fa9c4415af61f997e326c Normal file
View File

@ -0,0 +1,8 @@
Verified+1: build bot (Jenkins) <no-reply@coreboot.org>
Code-Review+1: Paul Menzel <paulepanter@users.sourceforge.net>
Code-Review+2: Angel Pons <th3fanbus@gmail.com>
Submitted-by: Angel Pons <th3fanbus@gmail.com>
Submitted-at: Fri, 10 Jul 2020 15:12:12 +0000
Reviewed-on: https://review.coreboot.org/c/flashrom/+/42805
Project: flashrom
Branch: refs/heads/master