mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-26 22:52:34 +02:00
flashchips: Add Macronix MX25V1635F support
See https://www.mxic.com.tw/Lists/Datasheet/Attachments/8662/MX25V1635F,%202.5V,%2016Mb,%20v1.4.pdf . I've tested this patch with the MX25V1635F I have here, using serprog and ftdi by (re)writing a few images to the flash and seeing if changes were stored correctly. This also included erasing and rewriting the memory with completely different data, so erase is tested, too. Change-Id: I58ddaaa96ef410d50dde3aaa20376c5bbf0f370b Signed-off-by: PoroCYon <p@pcy.be> Reviewed-on: https://review.coreboot.org/c/flashrom/+/73824 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Anastasia Klimchuk <aklm@chromium.org>
This commit is contained in:
parent
c6ba433b3b
commit
9a2284503e
35
flashchips.c
35
flashchips.c
@ -9644,6 +9644,41 @@ const struct flashchip flashchips[] = {
|
||||
.read = SPI_CHIP_READ, /* Fast read (0x0B) and multi I/O supported */
|
||||
.voltage = {2300, 3600},
|
||||
},
|
||||
{
|
||||
.vendor = "Macronix",
|
||||
.name = "MX25V1635F",
|
||||
.bustype = BUS_SPI,
|
||||
.manufacture_id = MACRONIX_ID,
|
||||
.model_id = MACRONIX_MX25V1635F,
|
||||
.total_size = 2048,
|
||||
.page_size = 256,
|
||||
/* OTP: 8KiB total; enter 0xB1, exit 0xC1 */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI | FEATURE_SCUR,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = PROBE_SPI_RDID,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
.block_erasers =
|
||||
{
|
||||
{
|
||||
.eraseblocks = { { 4 * 1024, 512} },
|
||||
.block_erase = SPI_BLOCK_ERASE_20,
|
||||
}, {
|
||||
.eraseblocks = { {32 * 1024, 64} },
|
||||
.block_erase = SPI_BLOCK_ERASE_52,
|
||||
}, {
|
||||
.eraseblocks = { {64 * 1024, 32} },
|
||||
.block_erase = SPI_BLOCK_ERASE_D8,
|
||||
}, {
|
||||
.eraseblocks = { {2 * 1024 * 1024, 1} },
|
||||
.block_erase = SPI_BLOCK_ERASE_60,
|
||||
}
|
||||
},
|
||||
.printlock = SPI_PRETTYPRINT_STATUS_REGISTER_BP3_SRWD, /* bit6 is quad enable */
|
||||
.unlock = SPI_DISABLE_BLOCKPROTECT_BP3_SRWD,
|
||||
.write = SPI_CHIP_WRITE256, /* Multi I/O supported */
|
||||
.read = SPI_CHIP_READ, /* Fast read (0x0B) and multi I/O supported */
|
||||
.voltage = {2300, 3600},
|
||||
},
|
||||
|
||||
{
|
||||
.vendor = "Macronix",
|
||||
|
@ -514,6 +514,7 @@
|
||||
#define MACRONIX_MX66L1G45G 0x201b /* MX66L1G45G */
|
||||
#define MACRONIX_MX25V4035F 0x2313
|
||||
#define MACRONIX_MX25V8035F 0x2314
|
||||
#define MACRONIX_MX25V1635F 0x2315 /* MX25V1636E */
|
||||
#define MACRONIX_MX25U8032E 0x2534
|
||||
#define MACRONIX_MX25U1635E 0x2535
|
||||
#define MACRONIX_MX25U3235E 0x2536 /* Same as MX25U6435F */
|
||||
|
Loading…
x
Reference in New Issue
Block a user