mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 23:22:37 +02:00
flashchips.c: add writeprotect support for more chips
Chips I had available for testing were tested with all writeprotect
commands and an FT232H adapter. Chips I wasn't able to test were just
checked against the datasheets.
Chips used for testing (including chips added in previous patches) are
listed in the table below:
Flashrom Chip name | Chip(s) tested
---------------------------------+----------------------------
AT25SL128A |
EN25QH128 |
GD25LQ128C/GD25LQ128D/GD25LQ128E | GD25LQ128DSIG
GD25LQ64(B) | GD25LQ64CWIG
GD25Q127C/GD25Q128C | GD25Q127CSIG, GD25Q128ESIG
GD25Q256D | GD25Q256DYIG
GD25Q64(B) | GD25Q64CSIG
W25Q128.JW.DTR |
W25Q128.V..M |
W25Q128.W |
W25Q256JV_M |
W25Q256.V |
W25Q64.W |
XM25QH128C |
XM25QH256C |
BUG=b:182223106
BRANCH=none
TEST=flashrom --wp-{enable,disable,range,list,status}
Change-Id: I7f3d4c4148056098a845b5c64308b0333ebda395
Signed-off-by: Nikolai Artemiev <nartemiev@google.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/62214
Reviewed-by: Anastasia Klimchuk <aklm@chromium.org>
Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Nikolai Artemiev
Edward O'Callaghan
parent
632bdcb9e2
commit
a850fd0aa8
152
flashchips.c
152
flashchips.c
@ -2414,7 +2414,7 @@ const struct flashchip flashchips[] = {
|
||||
.total_size = 16384,
|
||||
.page_size = 256,
|
||||
/* supports SFDP */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI | FEATURE_WRSR2,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -2442,6 +2442,16 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {1700, 2000},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW},
|
||||
.sec = {STATUS1, 6, RW},
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -5167,6 +5177,13 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {2700, 3600},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW}, /* Called BP3 in datasheet, acts like TB */
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -6483,7 +6500,7 @@ const struct flashchip flashchips[] = {
|
||||
.total_size = 8192,
|
||||
.page_size = 256,
|
||||
/* OTP: 1024B total, 256B reserved; read 0x48; write 0x42, erase 0x44 */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_WRSR_EXT,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -6511,6 +6528,16 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read, /* Fast read (0x0B) and multi I/O supported */
|
||||
.voltage = {1695, 1950},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW}, /* Called BP3 in datasheet, acts like TB */
|
||||
.sec = {STATUS1, 6, RW}, /* Called BP4 in datasheet, acts like SEC */
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -6600,7 +6627,7 @@ const struct flashchip flashchips[] = {
|
||||
.page_size = 256,
|
||||
/* OTP: 1536B total; read 0x48; write 0x42, erase 0x44 */
|
||||
/* QPI: enable 0x38, disable 0xFF */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI | FEATURE_WRSR2,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -6629,6 +6656,16 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read, /* Fast read (0x0B) and multi I/O supported */
|
||||
.voltage = {2700, 3600},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW}, /* Called BP3 in datasheet, acts like TB */
|
||||
.sec = {STATUS1, 6, RW}, /* Called BP4 in datasheet, acts like SEC */
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -6895,7 +6932,7 @@ const struct flashchip flashchips[] = {
|
||||
.total_size = 8192,
|
||||
.page_size = 256,
|
||||
/* OTP: 1024B total, 256B reserved; read 0x48; write 0x42, erase 0x44 */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_WRSR2,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -6923,6 +6960,16 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read, /* Fast read (0x0B) and multi I/O supported */
|
||||
.voltage = {2700, 3600},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW}, /* Called BP3 in datasheet, acts like TB */
|
||||
.sec = {STATUS1, 6, RW}, /* Called BP4 in datasheet, acts like SEC */
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -17172,7 +17219,7 @@ const struct flashchip flashchips[] = {
|
||||
.model_id = WINBOND_NEX_W25Q128_V_M,
|
||||
.total_size = 16384,
|
||||
.page_size = 256,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI | FEATURE_WRSR2,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -17200,6 +17247,16 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {2700, 3600},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW},
|
||||
.sec = {STATUS1, 6, RW},
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -17212,7 +17269,7 @@ const struct flashchip flashchips[] = {
|
||||
.page_size = 256,
|
||||
/* supports SFDP */
|
||||
/* OTP: 1024B total, 256B reserved; read 0x48; write 0x42, erase 0x44, read ID 0x4B */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI | FEATURE_WRSR2,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -17240,6 +17297,16 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {1650, 1950},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW},
|
||||
.sec = {STATUS1, 6, RW},
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -17250,7 +17317,7 @@ const struct flashchip flashchips[] = {
|
||||
.model_id = WINBOND_NEX_W25Q128_DTR,
|
||||
.total_size = 16384,
|
||||
.page_size = 256,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI | FEATURE_WRSR2,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -17278,6 +17345,16 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {1650, 1950},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW},
|
||||
.sec = {STATUS1, 6, RW},
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -17410,8 +17487,9 @@ const struct flashchip flashchips[] = {
|
||||
/* supports SFDP */
|
||||
/* OTP: 1024B total, 256B reserved; read 0x48; write 0x42, erase 0x44, read ID 0x4B */
|
||||
/* FOUR_BYTE_ADDR: supports 4-bytes addressing mode */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA_ENTER_WREN
|
||||
| FEATURE_4BA_EXT_ADDR | FEATURE_4BA_READ | FEATURE_4BA_FAST_READ,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA_ENTER_WREN |
|
||||
FEATURE_4BA_EXT_ADDR | FEATURE_4BA_READ | FEATURE_4BA_FAST_READ |
|
||||
FEATURE_WRSR2,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -17439,6 +17517,14 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {2700, 3600},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}, {STATUS1, 5, RW}},
|
||||
.tb = {STATUS1, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -17452,7 +17538,7 @@ const struct flashchip flashchips[] = {
|
||||
/* supports SFDP */
|
||||
/* OTP: 1024B total, 256B reserved; read 0x48; write 0x42, erase 0x44, read ID 0x4B */
|
||||
/* FOUR_BYTE_ADDR: supports 4-bytes addressing mode */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA | FEATURE_WRSR2,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -17486,6 +17572,15 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {2700, 3600},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}, {STATUS1, 5, RW}},
|
||||
.tb = {STATUS1, 6, RW},
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -17946,7 +18041,7 @@ const struct flashchip flashchips[] = {
|
||||
.page_size = 256,
|
||||
/* OTP: 256B total; read 0x48; write 0x42, erase 0x44, read ID 0x4B */
|
||||
/* QPI enable 0x38, disable 0xFF */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI | FEATURE_WRSR2,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -17974,6 +18069,16 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {1700, 1950}, /* Fast read (0x0B) and multi I/O supported */
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW},
|
||||
.sec = {STATUS1, 6, RW},
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -19308,7 +19413,7 @@ const struct flashchip flashchips[] = {
|
||||
.model_id = XMC_XM25QH128C,
|
||||
.total_size = 16384,
|
||||
.page_size = 256,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_QPI | FEATURE_WRSR2,
|
||||
.tested = TEST_UNTESTED,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -19336,6 +19441,16 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {2700, 3600},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}},
|
||||
.tb = {STATUS1, 5, RW},
|
||||
.sec = {STATUS1, 6, RW},
|
||||
.cmp = {STATUS2, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
@ -19389,8 +19504,9 @@ const struct flashchip flashchips[] = {
|
||||
/* supports SFDP */
|
||||
/* OTP: 1024B total, 256B reserved; read 0x48; write 0x42, erase 0x44, read ID 0x4B */
|
||||
/* FOUR_BYTE_ADDR: supports 4-bytes addressing mode */
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA_ENTER_WREN
|
||||
| FEATURE_4BA_EXT_ADDR | FEATURE_4BA_READ | FEATURE_4BA_FAST_READ,
|
||||
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA_ENTER_WREN |
|
||||
FEATURE_4BA_EXT_ADDR | FEATURE_4BA_READ | FEATURE_4BA_FAST_READ |
|
||||
FEATURE_WRSR2,
|
||||
.tested = TEST_UNTESTED,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
@ -19418,6 +19534,14 @@ const struct flashchip flashchips[] = {
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
.voltage = {2700, 3600},
|
||||
.reg_bits =
|
||||
{
|
||||
.srp = {STATUS1, 7, RW},
|
||||
.srl = {STATUS2, 0, RW},
|
||||
.bp = {{STATUS1, 2, RW}, {STATUS1, 3, RW}, {STATUS1, 4, RW}, {STATUS1, 5, RW}},
|
||||
.tb = {STATUS1, 6, RW},
|
||||
},
|
||||
.decode_range = decode_range_spi25,
|
||||
},
|
||||
|
||||
{
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user