openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-27 23:22:37 +02:00
Code Issues Releases Wiki Activity

chipset_enable: Mark Intel C216 as DEP

Browse Source 
Tested reading and writing internal flash on HP Z220 SFF.

Signed-off-by: Jacob Garber <jgarber1@ualberta.ca>
Change-Id: I97538577c32e6c40374c414f005eb3165ed2e11d
Reviewed-on: https://review.coreboot.org/c/flashrom/+/50986
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Jacob Garber 2021-02-20 10:51:56 -07:00 committed by Angel Pons
parent f3359e50de
commit b05c9b1845
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
chipset_enable.c
View File

@ -1849,7 +1849,7 @@ const struct penable chipset_enables[] = {
{0x8086, 0x1e48, B_FS, DEP, "Intel", "Q75", enable_flash_pch7},
{0x8086, 0x1e49, B_FS, DEP, "Intel", "B75", enable_flash_pch7},
{0x8086, 0x1e4a, B_FS, DEP, "Intel", "H77", enable_flash_pch7},
{0x8086, 0x1e53, B_FS, NT, "Intel", "C216", enable_flash_pch7},
{0x8086, 0x1e53, B_FS, DEP, "Intel", "C216", enable_flash_pch7},
{0x8086, 0x1e55, B_FS, DEP, "Intel", "QM77", enable_flash_pch7},
{0x8086, 0x1e56, B_FS, DEP, "Intel", "QS77", enable_flash_pch7},
{0x8086, 0x1e57, B_FS, DEP, "Intel", "HM77", enable_flash_pch7},