mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 15:12:36 +02:00
Add support for ST M25PX16 and mark it as supported
Tests were performed with write and verify operations to 4 different M25PX16 chips with a Dediprog SF100. Corresponding to flashrom svn r1270. Signed-off-by: Carl Worth <carl.d.worth@intel.com> Acked-by: Idwer Vollering <vidwer@gmail.com>
This commit is contained in:
parent
f07bf32106
commit
d1dd72c69d
29
flashchips.c
29
flashchips.c
@ -6514,6 +6514,35 @@ struct flashchip flashchips[] = {
|
||||
.read = spi_chip_read,
|
||||
},
|
||||
|
||||
{
|
||||
.vendor = "ST",
|
||||
.name = "M25PX16",
|
||||
.bustype = CHIP_BUSTYPE_SPI,
|
||||
.manufacture_id = ST_ID,
|
||||
.model_id = ST_M25PX16,
|
||||
.total_size = 2048,
|
||||
.page_size = 256,
|
||||
.tested = TEST_OK_PREW,
|
||||
.probe = probe_spi_rdid,
|
||||
.probe_timing = TIMING_ZERO,
|
||||
.block_erasers =
|
||||
{
|
||||
{
|
||||
.eraseblocks = { { 4 * 1024, 512 } },
|
||||
.block_erase = spi_block_erase_20,
|
||||
}, {
|
||||
.eraseblocks = { {64 * 1024, 32} },
|
||||
.block_erase = spi_block_erase_d8,
|
||||
}, {
|
||||
.eraseblocks = { {2 * 1024 * 1024, 1} },
|
||||
.block_erase = spi_block_erase_c7,
|
||||
}
|
||||
},
|
||||
.unlock = spi_disable_blockprotect,
|
||||
.write = spi_chip_write_256,
|
||||
.read = spi_chip_read,
|
||||
},
|
||||
|
||||
{
|
||||
.vendor = "ST",
|
||||
.name = "M25PX32",
|
||||
|
@ -533,6 +533,7 @@
|
||||
#define ST_M25P32 0x2016
|
||||
#define ST_M25P64 0x2017
|
||||
#define ST_M25P128 0x2018
|
||||
#define ST_M25PX16 0x7115
|
||||
#define ST_M25PX32 0x7116
|
||||
#define ST_M25PX64 0x7117
|
||||
#define ST_M25PE10 0x8011
|
||||
|
Loading…
x
Reference in New Issue
Block a user