openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-27 23:22:37 +02:00
Code Issues Releases Wiki Activity

chipset_enable.c: Mark Intel Q75 as DEP

Browse Source 
Tested reading, writing and erasing the internal flash chip using an HP
Pro 6300 SFF mainboard with an Intel Q75 PCH. However, since ME-enabled
chipsets are marked as DEP instead of OK, this one shall also be.

Change-Id: I273af0eb33e74b31bc4fdc95362527bba080c5a0
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/35826
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Angel Pons 2019-10-06 21:07:44 +02:00 committed by Nico Huber
parent 9e2dc2fc81
commit d58128eb83
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
chipset_enable.c
View File

@ -1823,7 +1823,7 @@ const struct penable chipset_enables[] = {
{0x8086, 0x1e44, B_FS, DEP, "Intel", "Z77", enable_flash_pch7},
{0x8086, 0x1e46, B_FS, NT, "Intel", "Z75", enable_flash_pch7},
{0x8086, 0x1e47, B_FS, NT, "Intel", "Q77", enable_flash_pch7},
{0x8086, 0x1e48, B_FS, NT, "Intel", "Q75", enable_flash_pch7},
{0x8086, 0x1e48, B_FS, DEP, "Intel", "Q75", enable_flash_pch7},
{0x8086, 0x1e49, B_FS, DEP, "Intel", "B75", enable_flash_pch7},
{0x8086, 0x1e4a, B_FS, DEP, "Intel", "H77", enable_flash_pch7},
{0x8086, 0x1e53, B_FS, NT, "Intel", "C216", enable_flash_pch7},