mirror of
				https://review.coreboot.org/flashrom.git
				synced 2025-11-04 07:00:39 +01:00 
			
		
		
		
	Update notes for submitted changes
* chipset_enable.c: Disable SPI on ICH7 if booted from LPC
This commit is contained in:
		
							
								
								
									
										7
									
								
								aa/4aa16554c2e9961147cabafc347fc22dbafdc0
									
									
									
									
									
										Normal file
									
								
							
							
						
						
									
										7
									
								
								aa/4aa16554c2e9961147cabafc347fc22dbafdc0
									
									
									
									
									
										Normal file
									
								
							@@ -0,0 +1,7 @@
 | 
			
		||||
Verified+1: build bot (Jenkins) <no-reply@coreboot.org>
 | 
			
		||||
Code-Review+2: HAOUAS Elyes <ehaouas@noos.fr>
 | 
			
		||||
Submitted-by: Angel Pons <th3fanbus@gmail.com>
 | 
			
		||||
Submitted-at: Fri, 17 Apr 2020 00:28:19 +0000
 | 
			
		||||
Reviewed-on: https://review.coreboot.org/c/flashrom/+/40401
 | 
			
		||||
Project: flashrom
 | 
			
		||||
Branch: refs/heads/master
 | 
			
		||||
		Reference in New Issue
	
	Block a user