mirror of
https://review.coreboot.org/flashrom.git
synced 2025-05-01 00:43:40 +02:00
MX25L1605 and 1635 accept Chip Erase opcodes 60 and C7
Corresponding to flashrom svn r432 and coreboot v2 svn r4139. Signed-off-by: Stephan Guilloux <stephan.guilloux@free.fr> Acked-by: Peter Stuge <peter@stuge.se>
This commit is contained in:
parent
f5c7090b4d
commit
e39631cf50
@ -806,7 +806,7 @@ struct flashchip flashchips[] = {
|
||||
.page_size = 256,
|
||||
.tested = TEST_UNTESTED,
|
||||
.probe = probe_spi_rdid,
|
||||
.erase = spi_chip_erase_c7,
|
||||
.erase = spi_chip_erase_60_c7,
|
||||
.write = spi_chip_write,
|
||||
.read = spi_chip_read,
|
||||
},
|
||||
@ -820,7 +820,7 @@ struct flashchip flashchips[] = {
|
||||
.page_size = 256,
|
||||
.tested = TEST_UNTESTED,
|
||||
.probe = probe_spi_rdid,
|
||||
.erase = spi_chip_erase_c7,
|
||||
.erase = spi_chip_erase_60_c7,
|
||||
.write = spi_chip_write,
|
||||
.read = spi_chip_read,
|
||||
},
|
||||
|
Loading…
x
Reference in New Issue
Block a user