mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 23:22:37 +02:00
chipset_enable: Mark Intel HM75 as DEP
Tested reading and writing on a Samsung laptop (see CB:39388). Change-Id: Idbb9c719a6f794a35293bb3b167cc1491d24d4fa Signed-off-by: Evgeny Zinoviev <me@ch1p.io> Reviewed-on: https://review.coreboot.org/c/flashrom/+/39389 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
b1e558389a
commit
e65aa96fd3
@ -1832,7 +1832,7 @@ const struct penable chipset_enables[] = {
|
||||
{0x8086, 0x1e57, B_FS, DEP, "Intel", "HM77", enable_flash_pch7},
|
||||
{0x8086, 0x1e58, B_FS, NT, "Intel", "UM77", enable_flash_pch7},
|
||||
{0x8086, 0x1e59, B_FS, DEP, "Intel", "HM76", enable_flash_pch7},
|
||||
{0x8086, 0x1e5d, B_FS, NT, "Intel", "HM75", enable_flash_pch7},
|
||||
{0x8086, 0x1e5d, B_FS, DEP, "Intel", "HM75", enable_flash_pch7},
|
||||
{0x8086, 0x1e5e, B_FS, NT, "Intel", "HM70", enable_flash_pch7},
|
||||
{0x8086, 0x1e5f, B_FS, DEP, "Intel", "NM70", enable_flash_pch7},
|
||||
{0x8086, 0x1f38, B_FS, DEP, "Intel", "Avoton/Rangeley", enable_flash_silvermont},
|
||||
|
Loading…
x
Reference in New Issue
Block a user