mirror of
https://review.coreboot.org/flashrom.git
synced 2025-07-01 06:01:16 +02:00
Refactor unlocking of many chips with locking at register space address +2
This includes PMC Pm49*, SST 49LF00*, ST M50* and Winbond W39* families. The erase and write test status bits of all affected chips have been reset. Corresponding to flashrom svn r1833. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Signed-off-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at> Acked-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
This commit is contained in:

committed by
Stefan Tauner

parent
2a41f0a2c0
commit
ef3ac8ac17
11
82802ab.c
11
82802ab.c
@ -108,17 +108,6 @@ uint8_t wait_82802ab(struct flashctx *flash)
|
||||
return status;
|
||||
}
|
||||
|
||||
int unlock_82802ab(struct flashctx *flash)
|
||||
{
|
||||
int i;
|
||||
//chipaddr wrprotect = flash->virtual_registers + page + 2;
|
||||
|
||||
for (i = 0; i < flash->chip->total_size * 1024; i+= flash->chip->page_size)
|
||||
chip_writeb(flash, 0, flash->virtual_registers + i + 2);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int erase_block_82802ab(struct flashctx *flash, unsigned int page,
|
||||
unsigned int pagesize)
|
||||
{
|
||||
|
Reference in New Issue
Block a user