openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-27 07:02:34 +02:00
Code Issues Releases Wiki Activity

parade_lspcon.c: Leverage the BIT() macro

Browse Source 
Change-Id: Iad51fb4b3440e281e842bcaecf0c060084681635
Signed-off-by: Edward O'Callaghan <quasisec@google.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/65558
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Singer <felixsinger@posteo.net>
Reviewed-by: Thomas Heijligen <src@posteo.de>
Reviewed-by: Anastasia Klimchuk <aklm@chromium.org>
This commit is contained in:
Edward O'Callaghan 2022-06-30 22:39:21 +10:00 committed by Thomas Heijligen
parent c59cf52e2a
commit f1ca19598c
1 changed files with 14 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
parade_lspcon.c
View File

@ -43,22 +43,22 @@
#define SWSPI_RDATA 0x91
#define SWSPI_LEN 0x92
#define SWSPICTL 0x93
#define SWSPICTL_ACCESS_TRIGGER 1
#define SWSPICTL_CLEAR_PTR (1 << 1)
#define SWSPICTL_NO_READ (1 << 2)
#define SWSPICTL_ENABLE_READBACK (1 << 3)
#define SWSPICTL_MOT (1 << 4)
#define SWSPICTL_ACCESS_TRIGGER BIT(0)
#define SWSPICTL_CLEAR_PTR BIT(1)
#define SWSPICTL_NO_READ BIT(2)
#define SWSPICTL_ENABLE_READBACK BIT(3)
#define SWSPICTL_MOT BIT(4)
#define SPISTATUS 0x9e
#define SPISTATUS_BYTE_PROGRAM_FINISHED 0
#define SPISTATUS_BYTE_PROGRAM_IN_IF 1
#define SPISTATUS_BYTE_PROGRAM_SEND_DONE (1 << 1)
#define SPISTATUS_SECTOR_ERASE_FINISHED 0
#define SPISTATUS_SECTOR_ERASE_IN_IF (1 << 2)
#define SPISTATUS_SECTOR_ERASE_SEND_DONE (1 << 3)
#define SPISTATUS_BYTE_PROGRAM_FINISHED 0
#define SPISTATUS_BYTE_PROGRAM_IN_IF BIT(0)
#define SPISTATUS_BYTE_PROGRAM_SEND_DONE BIT(1)
#define SPISTATUS_SECTOR_ERASE_FINISHED 0
#define SPISTATUS_SECTOR_ERASE_IN_IF BIT(2)
#define SPISTATUS_SECTOR_ERASE_SEND_DONE BIT(3)
#define SPISTATUS_CHIP_ERASE_FINISHED 0
#define SPISTATUS_CHIP_ERASE_IN_IF (1 << 4)
#define SPISTATUS_CHIP_ERASE_SEND_DONE (1 << 5)
#define SPISTATUS_FW_UPDATE_ENABLE (1 << 6)
#define SPISTATUS_CHIP_ERASE_IN_IF BIT(4)
#define SPISTATUS_CHIP_ERASE_SEND_DONE BIT(5)
#define SPISTATUS_FW_UPDATE_ENABLE BIT(6)
#define WRITE_PROTECTION 0xb3
#define WRITE_PROTECTION_ON 0
#define WRITE_PROTECTION_OFF 0x10