1
0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-30 00:13:43 +02:00

Add erase and write functions to the following chip definitions

AT25DF021 AT25DF041A AT25DF081 AT25DF161 AT25DF321 AT25DF321A AT25DF641
AT25F512B AT25FS010 AT25FS040 AT26DF081A AT26DF161 AT26DF161A AT26DF321
AT26F004

Straight from the data sheets, untested because I lack the hardware.

Corresponding to flashrom svn r376 and coreboot v2 svn r3853.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Peter Stuge <peter@stuge.se>
This commit is contained in:
Carl-Daniel Hailfinger 2009-01-08 16:53:13 +00:00
parent 851ecf29f1
commit f8bc28fc3a

View File

@ -123,8 +123,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -137,8 +137,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -151,8 +151,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -165,8 +165,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -179,7 +179,7 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_OK_PREW,
.probe = probe_spi_rdid,
.erase = spi_chip_erase_c7,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -193,8 +193,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -207,8 +207,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -221,8 +221,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -235,8 +235,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -249,8 +249,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -277,8 +277,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -291,8 +291,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -305,8 +305,8 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.write = NULL,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},
@ -320,7 +320,7 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = spi_chip_erase_c7,
.erase = spi_chip_erase_60_c7,
.write = spi_chip_write,
.read = spi_chip_read,
},*/
@ -334,7 +334,7 @@ struct flashchip flashchips[] = {
.page_size = 256,
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = NULL,
.erase = spi_chip_erase_60_c7,
.write = NULL /* Incompatible Page write */,
.read = spi_chip_read,
},